

US006724060B2

# (12) United States Patent Maeda

(10) Patent No.: US 6,724,060 B2

(45) **Date of Patent:** Apr. 20, 2004

# (54) SEMICONDUCTOR DEVICE WITH SOLID STATE IMAGE PICKUP ELEMENT

(75) Inventor: Atsushi Maeda, Hyogo (JP)

(73) Assignee: Renesas Technology Corp., Tokyo (JP)

(\*) Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35

U.S.C. 154(b) by 0 days.

(21) Appl. No.: 10/278,906

(22) Filed: Oct. 24, 2002

(65) Prior Publication Data

US 2003/0227064 A1 Dec. 11, 2003

## (30) Foreign Application Priority Data

	Jun	. 7, 2002 (JP)	
(51	l)	Int. Cl. <sup>7</sup>	H01L 27/14
(52	2)	U.S. Cl	257/431; 257/222; 257/225;
			257/226
(58	3)	Field of Searc	<b>h</b> 257/222, 225,
•			257/226, 431; 438/69, 70, 73, 369

# (56) References Cited

#### U.S. PATENT DOCUMENTS

6,259,145 B1 \* 7/2001 Connolly et al. ........ 257/431

#### FOREIGN PATENT DOCUMENTS

JP 11-135772 5/1999

\* cited by examiner

Primary Examiner—Eddie Lee Assistant Examiner—Thomas Magee (74) Attorney, Agent, or Firm—McDermott, Will & Emery

#### (57) ABSTRACT

An N-type impurity diffusion region is formed in an element forming region surrounded by a field insulating film. In a region between an end portion of the N-type impurity diffusion region and an end portion of the field oxide film, a P-type impurity diffusion region is formed so as to contain an interface level present portion under a bird's beak portion. Thus, a PN junction is formed in a position distant from the interface level present portion. Therefore, even if a voltage is applied to the PN junction, a depletion layer will not reach the interface level present portion. Consequently, a semiconductor device, which suppresses an occurrence of a leakage current along the lower surface of an element isolation insulating film caused by the interface level present portion undesirably included in the depletion layer, as well as a manufacturing method of the same can be obtained.

### 1 Claim, 10 Drawing Sheets

